



Design Techniques for Low Power Mixed Analog-Digital Circuits with Application to Smart Wireless Systems

by

Said Fares Al-Sarawi

B.E. (First Class Honours), Arab Academy for Science and
Technology, Alexandria, Egypt, 1990

Thesis submitted for the degree of

Doctor of Philosophy

in

School of Electrical and Electronic Engineering
Faculty of Engineering, Computer and Mathematical Sciences

The University of Adelaide
Australia

February, 2003

Contents

Contents	iii
Abstract	ix
Declaration	xi
Publications	xiii
Acknowledgement	xix
List of Figures	xxi
List of Tables	xxix
List of Abbreviations and Symbols	xxxii
Chapter 1. Introduction and Motivation	1
1.1 Mixed Signal Systems	2
1.2 Low Power Mixed Signal Technology	4
1.3 Problem Definition	8
1.4 Common Mixed Analog-Digital Components	9
1.5 Original Contributions	13
1.6 Thesis Structure	15
BIBLIOGRAPHY	17
Chapter 2. Controlled Gain Amplifiers	25
2.1 Introduction	26
2.2 Series Transistor Configuration	28
2.3 Parallel Transistor Configuration	33
2.4 Current Mirror Configuration	39

BIBLIOGRAPHY

2.5	Digitally Programmable Conductance Configuration	41
2.6	Biasing Circuits	45
2.7	Experimental Work	48
2.7.1	Measurement of the STC Amplifier	48
2.7.2	Measurement of the PTC Amplifier	51
2.8	Summary	55

BIBLIOGRAPHY 59

Chapter 3. Digital Trimming of Operational Amplifiers 61

3.1	Introduction	62
3.2	Statistical Data on Input Offset Voltage	63
3.2.1	Components of V_{os}	63
3.2.2	Statistical Data on V_{os}	63
3.3	Input Offset Voltage Reduction and Cancellation	65
3.3.1	Device Mismatch Reduction	66
3.3.2	Off-Chip Offset Voltage Compensation	66
3.3.3	Auto-zero Cancellation Techniques	67
3.4	New Digital Trimming Techniques	70
3.4.1	Weighted-Voltage Trimming Technique	71
3.4.2	Weighted-Current Trimming Technique	76
3.5	Experimental Work	80
3.6	Summary	82

BIBLIOGRAPHY 89

Chapter 4. New Schmitt Trigger Circuits 93

4.1	Introduction	94
4.2	Low Power Prototype CMOS Schmitt Trigger Circuit	97
4.2.1	An nMOS Schmitt Trigger	97
4.2.2	A pMOS Schmitt Trigger	101
4.2.3	Fully Symmetrical CMOS Schmitt Trigger	103
4.2.4	Fully Adjustable Hysteresis CMOS Schmitt Trigger	105
4.3	Finite Input Impedance (FII) Schmitt Trigger	109
4.3.1	Resistive FII Schmitt Trigger	110
4.3.2	Fully Adjustable FII Schmitt Trigger	113
4.3.3	Self-Biased FII Schmitt Trigger	114

4.4	Experimental Work	116
4.5	Discussion	119
4.6	Summary	126

BIBLIOGRAPHY **133**

Chapter 5. Analog Circuit Design using Neuron MOS **137**

5.1	Introduction	138
5.2	General Model Derivation of the ν MOS Transistor	139
5.3	Key Design Parameters for ν MOS Transistor	141
5.3.1	Floating-Gate Gain Factor	141
5.3.2	Threshold Voltage Seen from the Floating Gate	142
5.3.3	Floating Gate Offset Voltage	142
5.4	Analog Circuit Design using ν MOS Transistor	143
5.4.1	A Linear Grounded Resistor	143
5.4.2	Controlled Gain Amplifiers	145
5.4.3	Schmitt Trigger Circuits	151
5.5	Power Dissipation Reduction	154
5.6	Experimental Work	155
5.7	Summary	157

BIBLIOGRAPHY **163**

Chapter 6. Novel Low Power Ripple Through Gray Code Counters **167**

6.1	Introduction	168
6.2	Gray Code Sequence Generation	169
6.3	Formulas Implementation	171
6.3.1	Formulas implementation using JK flip-flops	172
6.3.2	Formulas implementation using a dynamic D-flip-flops	172
6.4	Experimental Work	176
6.5	Summary	176

BIBLIOGRAPHY **185**

Chapter 7. A Novel Topology for Grounded-to-Floating Resistor Conversion **187**

7.1	Introduction	188
7.2	A New Circuit Topology	188
7.2.1	Theoretical Analysis	188

BIBLIOGRAPHY

7.2.2	Topology Implementation	190
7.3	Converting a Grounded Resistor to a Floating Resistor	194
7.4	Very High Value Floating (VHVF) Resistor	196
7.5	Statistical Modelling	199
7.6	A Design Example	201
7.7	Summary	203

BIBLIOGRAPHY **207**

Chapter 8. Program Mode Detection Circuits **209**

8.1	Introduction	210
8.2	ISD9664 Chip	211
8.3	Early work on the PMD circuit	213
8.3.1	Early Program Mode Detection Circuit	213
8.4	New PMD circuits	215
8.4.1	New Program Mode Detection Circuits	217
8.4.2	PMD Circuits with a Supply Voltage Bleed	218
8.4.3	PMD Circuit with Node Reset	223
8.4.4	Symmetrical PMD Circuit	223
8.5	Experimental Work	225
8.6	Summary	230

BIBLIOGRAPHY **233**

Chapter 9. Conclusions and Directions **235**

9.1	Summary and Future Directions	236
9.2	Research Contributions	241
9.3	Closing Comments	243

Appendix A. Three Dimensional VLSI Packaging Study **245**

A.1	Introduction	246
A.2	Advantages of 3D Packaging Technology	246
A.2.1	Size and Weight	246
A.2.2	Silicon Efficiency	247
A.2.3	Delay	247
A.2.4	Noise	248
A.2.5	Power Consumption	249

A.2.6	Speed	250
A.2.7	Interconnect Capacity	250
A.3	Vertical Interconnections in 3D Electronics	250
A.3.1	Periphery Interconnection between Stacked ICs	251
A.3.2	Area Interconnection between Stacked ICs	255
A.3.3	Periphery Interconnection between Stacked MCMs	256
A.3.4	Area Interconnection between Stacked MCMs	257
A.4	Limitations of 3D Packaging Technology	267
A.4.1	Thermal Management	267
A.4.2	Design complexity	268
A.4.3	Cost	269
A.4.4	Time to Delivery	269
A.4.5	Design Software	269
A.5	Discussion	270
A.6	Conclusions	272
BIBLIOGRAPHY		277
Appendix B. Symmetrical Level 13 Model Parameters		285
Appendix C. A Statistical Analysis of MOS Mismatch		289
BIBLIOGRAPHY		293
Appendix D. Very Low Frequency, Low Power Oscillators		295
D.1	Introduction	295
D.2	Schmitt-Oscillators	296
D.3	Extended Mode Schmitt-Oscillator	298
D.4	Experimental Results of Extended Mode Schmitt-Oscillator	300
D.4.1	Schmitt-Oscillator Measurements	300
D.4.2	Extended Mode Schmitt Oscillator Measurements	300
D.5	Summary	303
BIBLIOGRAPHY		307
Appendix E. Detailed Derivation of Equation 3.3		309
Appendix F. Measurement Data of the Trimmer Arms		311

Abstract

This dissertation presents and discusses new design techniques for mixed analog-digital circuits with emphases on low power and small area for standard low-cost CMOS VLSI technology. The application domain of the devised techniques is radio frequency identification (RFID) systems, however the presented techniques are applicable to wide range of mixed mode analog-digital applications. Hence the techniques herein apply to a range of smart wireless or mobile systems. The integration of both analog and digital circuits on a single substrate has many benefits such as reducing the system power, increasing the system reliability, reducing the system size and providing high inter-system communications speed – hence, a cost effective system implementation with increased performance. On the other hand, some difficulties arise from the fact that standard low-cost CMOS technologies are *tuned* toward maximising digital circuit performance and increasing transistor density per unit area. Usually these technologies have a wide spread in transistor parameters that require new design techniques that provide circuit characteristics based on relative transistor parameters rather than on the absolute value of these parameters.

This research has identified new design techniques for mostly analog and some digital circuits for implementation in standard CMOS technologies with design parameters dependent on the relative values of process parameters, resulting in technology independent circuit design techniques. The techniques presented and discussed in this dissertation are (i) applied to the design of low-voltage and low-power controlled gain amplifiers, (ii) digital trimming techniques for operational amplifiers, (iii) low-power and low-voltage Schmitt trigger circuits, (iv) very low frequency to medium frequency low power oscillators, (v) low power Gray code counters, (vi) analog circuits utilising the neuron MOS transistor, (vii) high value floating resistors, and (viii) low power application specific integrated circuits (ASICs) that are particularly needed in radio frequency identification systems. The new techniques are analysed, simulated and verified experimentally via five chips fabricated through the MOSIS service.