

# **Neuromorphic VLSI Designs for Spike Timing and Rate-based Synaptic Plasticity with Application in Pattern Classification**

by

**S. Mostafa Rahimi Azghadi**

B. Eng. (Computer Hardware Engineering, First Class Rank),  
Sadjad University, Iran, 2006

M. Eng. (Computer Architecture Engineering, First Class Honours),  
Shahid Beheshti University, Iran, 2009

Thesis submitted for the degree of

**Doctor of Philosophy**

in

Electrical and Electronic Engineering,  
Faculty of Engineering, Computer and Mathematical Sciences  
The University of Adelaide, Australia


2014

**Supervisors:**

Dr Said Al-Sarawi, School of Electrical & Electronic Engineering

Dr Nicolangelo Iannella, School of Electrical & Electronic Engineering

Prof Derek Abbott, School of Electrical & Electronic Engineering



© 2014

S. Mostafa Rahimi Azghadi  
All Rights Reserved



THE UNIVERSITY  
*of* **ADELAIDE**

*To my dearest wife, Maryam  
and to my Mum and Dad,  
with all my love.*



# Contents

<b>Contents</b>	<b>v</b>
<b>Abstract</b>	<b>xi</b>
<b>Statement of Originality</b>	<b>xiii</b>
<b>Acknowledgments</b>	<b>xv</b>
<b>Thesis Conventions</b>	<b>xix</b>
<b>Awards and Scholarships</b>	<b>xxi</b>
<b>Publications</b>	<b>xxiii</b>
<b>List of Figures</b>	<b>xxix</b>
<b>List of Tables</b>	<b>xxxv</b>
<b>Chapter 1. Introduction</b>	<b>1</b>
1.1 Introduction . . . . .	2
1.1.1 Neural Networks . . . . .	2
1.1.2 Spiking Neural Networks . . . . .	3
1.1.3 Neuromorphic Engineering . . . . .	5
1.2 Research Gaps and Objectives of the Thesis . . . . .	6
1.3 Summary of Original Contributions . . . . .	8
1.4 Thesis Outline . . . . .	13
<b>Chapter 2. Neurons, Synapses and Synaptic Plasticity</b>	<b>19</b>
2.1 Introduction . . . . .	20
2.2 Spiking Neurons . . . . .	20
2.3 Synapses . . . . .	24

2.4	Spiking Neurons Synaptic Plasticity . . . . .	25
2.5	Synaptic Plasticity Experiments . . . . .	26
2.5.1	Pairing Protocol . . . . .	27
2.5.2	Frequency-dependent Pairing Protocol . . . . .	27
2.5.3	Triplet Protocol . . . . .	27
2.5.4	Extra Triplet Protocol . . . . .	28
2.5.5	Quadruplet Protocol . . . . .	29
2.5.6	Poissonian Protocol . . . . .	29
2.6	Synaptic Plasticity Rules . . . . .	30
2.6.1	Phenomenological Rules . . . . .	31
2.6.2	Biophysical Rules . . . . .	46
2.7	Chapter Summary . . . . .	49
<b>Chapter 3. Programmable Neuromorphic Circuits for Spike-based Neural Dynamics</b>		<b>51</b>
3.1	Introduction . . . . .	52
3.2	The IFMEM Chip . . . . .	53
3.3	Experimental Setup . . . . .	57
3.4	Silicon Neuron and Programmable Synapse Response Properties . . . . .	60
3.5	Chapter Summary . . . . .	66
<b>Chapter 4. Timing-based Synaptic Plasticity Utilised for Pattern Classification</b>		<b>69</b>
4.1	Introduction . . . . .	70
4.2	Spike Timing Dependent Plasticity (STDP) . . . . .	71
4.2.1	Competitive Hebbian Learning Through STDP . . . . .	72
4.2.2	Implementing BCM through STDP . . . . .	76
4.3	Classification of Complex Correlated Patterns . . . . .	79
4.4	Chapter Summary . . . . .	83
<b>Chapter 5. Spike-based Synaptic Plasticity Rules in Silicon</b>		<b>85</b>
5.1	Introduction . . . . .	86
5.2	Building Blocks for Implementing Synaptic Plasticity Rules in VLSI . . . . .	88

5.2.1	Fundamental Circuit Elements . . . . .	88
5.2.2	Differential Pair (DP) and Operational Transconductance Amplifier (OTA) . . . . .	91
5.2.3	Synaptic Potential and Leaky Integrator (Decay) Circuits . . . . .	92
5.3	Neuromorphic Implementation of Synaptic Plasticity Rules . . . . .	94
5.3.1	Spike-based Learning Circuits . . . . .	94
5.3.2	Spike Timing-Dependent Learning Circuits . . . . .	97
5.3.3	Hybrid Spike- Time and Rate Based Analog Circuit . . . . .	104
5.3.4	Neuromorphic Implementations of Biophysical Rules . . . . .	104
5.4	Challenges in Neuromorphic Engineering . . . . .	105
5.4.1	Power Consumption . . . . .	107
5.4.2	Process Variation and Device Mismatch . . . . .	108
5.4.3	Voltage and Temperature (VT) Variation . . . . .	110
5.4.4	Silicon Real Estate . . . . .	111
5.4.5	Interconnection and Routing . . . . .	111
5.4.6	Electronic Design Automation for Large-Scale Neuromorphic Systems . . . . .	112
5.4.7	Bias Generation for Neuromorphic Circuits . . . . .	112
5.4.8	Synaptic Weight Storage and Stabilisation . . . . .	113
5.5	Discussion . . . . .	117
5.6	Applications of Neuromorphic Circuits with Synaptic Plasticity . . . . .	124
5.7	Chapter Summary . . . . .	128

**Chapter 6. First VLSI Designs for Triplet-based Spike Timing Dependent Plasticity** **131**

6.1	Introduction . . . . .	132
6.2	VLSI Implementation of Pair-based STDP . . . . .	133
6.2.1	Pair-based STDP Model . . . . .	133
6.2.2	Indiveri’s PSTDP Circuit Model . . . . .	134
6.2.3	Bofill and Murray’s PSTDP Circuit Model . . . . .	135
6.3	VLSI Implementation of Triplet-based STDP . . . . .	137

6.3.1	Triplet-based STDP . . . . .	138
6.3.2	Voltage-mode Triplet-based STDP Circuit Model . . . . .	139
6.3.3	Current-mode Triplet-based STDP Circuit Model . . . . .	140
6.4	Experimental Setup . . . . .	142
6.4.1	VLSI Circuit Simulation Setup . . . . .	142
6.4.2	Data Sets . . . . .	143
6.4.3	Error Function . . . . .	144
6.5	Experimental Circuit Results . . . . .	145
6.5.1	Indiveri's PSTDP Circuit Results . . . . .	145
6.5.2	Bofill and Murray's PSTDP Circuit Results . . . . .	146
6.5.3	Proposed Voltage-mode TSTDTP Circuit Simulation Results . . . . .	147
6.5.4	Proposed Current-mode TSTDTP Circuit Simulation Results . . . . .	150
6.6	Discussion . . . . .	152
6.7	Chapter Summary . . . . .	155
<b>Chapter 7. High-performance TSTDTP VLSI Design</b>		<b>157</b>
7.1	Introduction . . . . .	158
7.2	A Different Arrangement of Triplet-based STDP . . . . .	159
7.3	High-performance Circuit for TSTDTP Rule . . . . .	160
7.4	Simulation Results . . . . .	165
7.4.1	The Proposed Circuit Response to Various Experimental Protocols	166
7.4.2	Data Sets . . . . .	168
7.4.3	Data Fitting Approach . . . . .	169
7.4.4	Optimisation Method . . . . .	171
7.4.5	Extra Triplet Patterns . . . . .	171
7.4.6	Poissonian Protocol for the BCM Rate-based Learning . . . . .	174
7.5	Mismatch and Variation . . . . .	178
7.6	TSTDTP Chip Measurement Results . . . . .	183
7.7	Discussion . . . . .	187
7.8	Chapter Summary . . . . .	189



<b>Chapter 8. Compact Low Energy Neuromorphic Circuit for Triplet STDP</b>	<b>191</b>
8.1 Introduction . . . . .	192
8.2 Minimal Representation of Triplet STDP Model . . . . .	193
8.3 Proposed Low Energy and Compact STDP Circuit . . . . .	195
8.4 Experimental Results . . . . .	198
8.4.1 Experimental Setup . . . . .	198
8.4.2 Synaptic Plasticity Experiments with the Proposed TSTDP Minimal Circuits . . . . .	203
8.5 Synaptic Plasticity Circuit Comparison . . . . .	212
8.5.1 Synaptic Plasticity Ability for Reproducing Experimental Data . . . . .	213
8.5.2 Area and Power Consumption . . . . .	215
8.5.3 Process Variation and Transistor Mismatch . . . . .	217
8.6 Discussion . . . . .	221
8.7 Chapter Summary . . . . .	224
 <b>Chapter 9. Conclusion, Future Work, and Outlook</b>	 <b>225</b>
9.1 Introduction . . . . .	226
9.2 Implementing Spike Timing- and Rate-Based Synaptic Plasticity Rules on the IFMEM Device for Pattern Classification . . . . .	227
9.2.1 Original Contributions . . . . .	227
9.2.2 Future Work . . . . .	228
9.3 Spike-based Synaptic Plasticity in Silicon: Design, Implementation, Application and Challenges . . . . .	229
9.3.1 PSTDP VLSI Learning Circuits . . . . .	229
9.3.2 TSTDP VLSI Learning Circuits . . . . .	231
9.4 Outlook . . . . .	237
 <b>Appendix A. Extra Investigations on the Proposed TSTDP Circuit</b>	 <b>239</b>
A.1 Introduction . . . . .	240
A.2 Post-synaptically Driven BCM-like Behaviour . . . . .	240
A.3 Pre-synaptically Driven BCM-like Behaviour . . . . .	243
 <b>Bibliography</b>	 <b>245</b>

## Contents

---

List of Acronyms	261
Index	263
Biography	265

# Abstract

This thesis presents a versatile study on the design and Very Large Scale Integration (VLSI) implementation of various synaptic plasticity rules ranging from phenomenological rules, to biophysically realistic ones. In particular, the thesis aims at developing novel spike timing-based learning circuits that advance the current neuromorphic systems, in terms of power consumption, compactness and synaptic modification (learning) abilities. Furthermore, the thesis investigates the usefulness of the developed designs and algorithms in specific engineering tasks such as pattern classification. To follow the mentioned goals, this thesis makes several original contributions to the field of neuromorphic engineering, which are briefed in the following.

First, a programmable multi-neuron neuromorphic chip is utilised to implement a number of desired rate- and timing-based synaptic plasticity rules. Specific software programs are developed to set up and program the neuromorphic chip, in a way to show the required neuronal behaviour for implementing various synaptic plasticity rules. The classical version of Spike Timing Dependent Plasticity (STDP), as well as the triplet-based STDP and the rate-based Bienenstock-Cooper-Munro (BCM) rules are implemented and successfully tested on this neuromorphic device. In addition, the implemented triplet STDP learning mechanism is utilised to train a feedforward spiking neural network to classify complex rate-based patterns, with a high classification performance.

In the next stage, VLSI designs and implementations of a variety of synaptic plasticity rules are studied and weaknesses and strengths of these implementations are highlighted. In addition, the applications of these VLSI learning networks, which build upon various synaptic plasticity rules are discussed. Furthermore, challenges in the way of implementing these rules are investigated and effective ways to address those challenges are proposed and reviewed. This review provides us with deep insight into the design and application of synaptic plasticity rules in VLSI.

Next, the first VLSI designs for the triplet STDP learning rule are developed, which significantly outperform all their pair-based STDP counterparts, in terms of learning capabilities. It is shown that a rate-based learning feature is also an emergent property

of the new proposed designs. These primary designs are further developed to generate two different VLSI circuits with various design goals. One of these circuits that has been fabricated in VLSI as a proof of principle chip, aimed at maximising the learning performance—but this results in high power consumption and silicon real estate. The second design, however, slightly sacrifices the learning performance, while remarkably improves the silicon area, as well as the power consumption of the design, in comparison to all previous triplet STDP circuits, as well as many pair-based STDP circuits. Besides, it significantly outperforms other neuromorphic learning circuits with various biophysical as well as phenomenological plasticity rules, not only in learning but also in area and power consumption. Hence, the proposed designs in this thesis can play significant roles in future VLSI implementations of both spike timing and rate based neuromorphic learning systems with increased learning abilities. These systems offer promising solutions for a wide set of tasks, ranging from autonomous robotics to brain machine interfaces.

# Statement of Originality

I certify that this work contains no material, which has been accepted for the award of any other degree or diploma in my name, in any university or other tertiary institution and, to the best of my knowledge and belief, contains no material previously published or written by another person, except where due reference has been made in the text. In addition, I certify that no part of this work will, in the future, be used in a submission in my name, for any other degree or diploma in any university or other tertiary institution without the prior approval of the University of Adelaide and where applicable, any partner institution responsible for the joint-award of this degree.

I give consent to this copy of my thesis when deposited in the University Library, being made available for loan and photocopying, subject to the provisions of the Copyright Act 1968.

The author acknowledges that copyright of published works contained within this thesis resides with the copyright holder(s) of those works.

I also give permission for the digital version of my thesis to be made available on the web, via the University's digital research repository, the Library Search and also through web search engines, unless permission has been granted by the University to restrict access for a period of time.

---

Signed

15/03/2014

---

Date



# Acknowledgments

First and foremost, I would like to convey my deepest gratitude to my supervisors **Dr Said Al-Sarawi**, **Dr Nicolangelo Iannella** and **Prof. Derek Abbott** for their guidance and support throughout my candidature. My principal supervisor, Dr Al-Sarawi advised me with his open view and broad knowledge in the field of electronic engineering and circuit design. His critical, and thoughtful comments were always constructive and fruitful to improve the quality of my research. In addition, my co-supervisor Dr Iannella also provided me with his solid knowledge in the field of computational neuroscience and synaptic plasticity in Spiking Neural Networks. He has significantly helped me to embark in the field of neuromorphic engineering and find my direction in implementing new circuits for unexplored synaptic plasticity rules. Further, I would like to express my gratitude to my other co-supervisor, Prof. Abbott, who has been of great help, support and advice, when it counted most. With his enthusiastic supervision, he always encouraged me to conduct high quality research and publications.

Another key person whom I am strongly indebted to is **Prof. Giacomo Indiveri**. He invited me to visit his Neuromorphic Cognitive System (NCS) group in the Institute of Neuroinformatics (INI), in University/ETH Zurich, Switzerland. Prof. Indiveri's broad theoretical and experimental knowledge in the field of neuromorphic engineering was of great importance towards my PhD research. I would also like to thank his continuing support and encouragement throughout the course of last two years. In Zurich, I would like to thank my good friend and a brilliant neuromorphic researcher, Dr Saber Moradi, who introduced his IFMEM neuromorphic device to me and helped to implement my ideas on it and perform several experiments useful for my research. In addition, my sincere gratitude goes to my good friend, Dr Ning Qiao, a real VLSI chip design expert, for his significant help toward fabricating my circuit and integrating it on one of the NCS group VLSI chips. Ning was also of big help after the design was fabricated and tremendously helped me to test and measure my VLSI design. I am also indebted to my good friend, Federico Corradi, who kindly and tirelessly helped and supported me, when I was in Zurich. Other great scholars in the NCS group that were all very supportive and helpful during my long visits to Zurich, are Dr Fabio Stefanini, Dr Christian Mayr, Dora Sumislawska, Mehmet Ozdas, Mark Oswald, Hesham Mostafa Elsayed, Lorenz Muller, Jonathan Binas, Richard George and Daniel Fasnacht.

## Acknowledgments

---

I am also thankful to David Lawrence, Kathrin Aguilar, and Simone Schumacher for their administrative assistance and support in the INI.

Zurich is really memorable for me because of my other great friends and colleagues in the INI. My great friend in the INI, Saurabh Bhargava, was always there for me to discuss both scientific and non-scientific life issues together and laugh at our problems and difficulties as PhD students. I am also thankful to other marvellous PhD and master students in the INI, Gabriela Michel, Hongjie Liu, Mitra Javadzadeh, Suraj Honnuraiah, David Bontrager, Nawal El Boghdady, Dennis Goldschmidt, Jonas Klein, Gina Paolini, Petar Ivanov, Karlis Kandars, Atanas Stankov, Asim Iqbal, Ivan Voitov, and Sofia Jativa.

I would like to express my deep gratitude to Dr Tara Hamilton from the University of New South Wales. I had the chance to first meet Dr Hamilton and discuss with her my neuromorphic research plan and ideas, in a special neuromorphic session at the IEEE ISSNIP conference in 2011, in Adelaide. Tara supported me and I was invited to the leading *Telluride Neuromorphic Engineering Workshop* that is yearly organised by the Institute of Neuromorphic Engineering (INE), in Telluride, Colorado, USA, where attendance to this workshop is by invitation only. In this three-week workshop I had great opportunity to work with other recognised researchers from around the world to discuss and verify some of my research approaches and methodology. Here, I would like to thank Prof. Ralph Etienne-Cummings from Johns Hopkins University for inviting me to this great scientific event. Also I would like to thank other workshop organisers and supporters for providing all the needed support in terms of accommodation and logistics. During the workshop I spent some time implementing STDP and TSTDP synaptic plasticity rules on the Spinnaker, a neuromorphic architecture developed at the University of Manchester. I learned about Spinnaker from two talented and enthusiastic researchers, Dr Sergio Davies, and Dr Francesco Galluppi. Besides, while in Telluride, I met Prof. Gert Cauwenberghs, one of the pioneers in the field of neuromorphic engineering, and his group members Dr Theodore Yu, and Mr Jongkil Park, from University of California, San Diego. They kindly introduced me to their developed large-scale neuromorphic chip, named HiAER IFAT. It was great to learn about leading neuromorphic projects in the world and at the same time, discuss my own research ideas with these renowned researchers. In addition, I had great pleasure to discuss my research ideas and plans with other experts in the field such as Prof. Tobi Delbruck and Dr Michael Pfeiffer from the INI, as well as Prof. Jonathan Tapson from University of



Western Sydney. I would also like to include my gratitude to Prof. Andre van Schaik from University of Western Sydney for his constructive comments and suggestions on one of my TSTDP circuit designs presented in *The 2012 International Joint Conference on Neural Networks (IJCNN)*, in Brisbane and also during the Telluride Workshop.

Back to Australia, there are many people who helped me throughout my PhD candidature. Within the school of Electrical & Electronic Engineering, I am indebted to Dr Yingbo Zhu, who provided me with valuable help in Cadence, whenever I asked. I would also like to thank Dr Braden Philips, Dr Brian Ng and Associate Prof. Michael Liebelt for inviting me to attend and present my research at their weekly group journal club. My first days in the school was great and happy because of the support and friendliness of Dr Jega Balakrishnan, Dr Benjamin Ung and Dr Hungyen Lin. Indeed, one of the most respected colleagues I had in the school, has been Dr Muammar Kabir, who was always there for me and I could count on his help and advice. Thank you very much Muammar. I also like to thank the office & support staff of the school including Danny Di Giacomo for the logistical supply of required tools and items, IT officers, David Bowler, Mark Innes, and Ryan King, and the administrative staff, Stephen Guest, Greg Pullman, Ivana Rebellato, Rose-Marie Descalzi, Deborah Koch, Lenka Hill, and Jodie Schluter for their kindness and assistance. I would also like to thank the head of school, Associate Prof. Cheng-Chew Lim, for his support regarding my research travels and software required for my PhD thesis. I am also thankful to my other friends and colleagues within the school. First of all, I express my deep gratitude to my dear friend, Dr Ali Karami Horestani for his endless help and invaluable advice in all aspects of my life in Adelaide. In addition, I sincerely thank my other friends and colleagues Dr Pouria Yaghmaee, Amir Ebrahimi, Sam Darvishi, Mehdi Kasaei, Arash Mehdizadeh, Zahra Shaterian, Neda Shabi, Muhammad Asraful Hasan, Sarah Immanuel, Robert Moric, Tran Nguyen, and Yik Ling Lim, for making such a friendly research environment. Also my wife and I appreciate help and support of our family friends in Adelaide, Reza Hassanli, Zahra Ranjbari, Javad Farrokhi, Sahar Daghigh, Amir Mellati, Hosna Borhani, Sara Chek, Hedy Minoofar, and Mehregan Ebrahimi for their help to make our life in Adelaide so good. In addition, I am thankful to my dear Australian friend, Ben Chladek and his great family for their kindness and support.

Looking back at my *alma mater*, I am indebted to my master degree supervisor, Prof. Keivan Navi, for his great supervision and encouraging attitude toward research. Other scholars who contributed to my academic background are Dr Hamed Shah-Hosseini,

## Acknowledgments

---

Associate Prof. Mohsen Ebrahimi-Moghadam, Associate Prof. Omid Hashemipour, Dr Ali Zakeralhosseini, Dr Namdar Saniei, and Dr Ali Jahanian. I am also thankful to my other colleagues and friends at Shahid Beheshti University, Dr Mahmoud Fazlali, Dr Hossein Torkaman, Dr Amir Kaivani, Dr Hossein Pishgar and Mr Vahab Samadi.

I recognise that this research would not have been possible without the financial assistance of Australian Government via a generous International Postgraduate Research Scholarship (IPRS) and Adelaide University Scholarship (AUS). During my candidature, I was awarded several other travel grants, scholarships and awards by several other organisations. Here, I would like to deeply appreciate these organisations support including annual travel grants from the School of Electrical & Electronic Engineering (2011-2013), OIST Japanese Neural Network Society Travel grant (2011), the Adelaide University D. R. Stranks Postgraduate Fellowship (2012), the Adelaide University Research Abroad Scholarship (2012), the IEEE Computational Intelligence Society travel grant (2012), Brain Corporation Travel Fellowships for Spiking Neural Networks (2012), AFUW-SA Doreen McCarthy Research Bursary (2013), IEEE SA Section travel award (2013), and Australia's Defence Science and Technology Organisation (DSTO) Simon Rockliff Supplementary Scholarship (2013).

Back to my home country, my endless gratitude goes to my father and mother who always endow me with infinite support, wishes, continuous love, encouragement, and patience. I also thank my best and kindest sisters and brothers for their love and support. I also wish to express my warm and sincere thanks to my father- and mother-in-law for their kindness, guidance, and earnest wishes. Also, I would like to thank my sister-in-law for her support, inspiration, and kindness.

Last but not least, my most heartfelt thanks are due to my dearest stunning wife, *Maryam*. Words are unable to express my deepest appreciation and love to her. She stood by me in all ups and downs of my PhD and always endowed me with her endless love, and support. Darling, I love you from the bottom of my heart.

S. Mostafa Rahimi Azghadi,  
March 2014,  
Adelaide

# Thesis Conventions

The following conventions have been adopted in this Thesis:

## Typesetting

---

This document was compiled using  $\text{\LaTeX}2\text{e}$ . Texmaker and TeXstudio were used as text editor interfaced to  $\text{\LaTeX}2\text{e}$ . Inkscape and Xcircuit were used to produce schematic diagrams and other drawings.

## Referencing

---

The Harvard style has been adopted for referencing.

## System of units

---

The units comply with the international system of units recommended in an Australian Standard: AS ISO 1000–1998 (Standards Australia Committee ME/71, Quantities, Units and Conversions 1998).

## Spelling

---

Australian English spelling conventions have been used, as defined in the Macquarie English Dictionary (A. Delbridge (Ed.), Macquarie Library, North Ryde, NSW, Australia, 2001).



# Awards and Scholarships

## 2013

---

- Simon Rockliff Scholarship, DSTO
- Doreen McCarthy Research Bursary, AFUW-SA
- IEEE South Australia Section Student Travel Award, IEEE SA

## 2012

---

- Brain Corporation Fellowships for Spiking Neural Networks, IEEE WCCI2012
- The IEEE Computational Intelligence Society travel grant, IEEE WCCI2012
- Research Abroad Scholarship, The University of Adelaide
- D. R. Stranks fellowship, The University of Adelaide

## 2011

---

- Japanese Neural Network Society Travel Award, Okinawa Institute of Science and Technology

## 2010

---

- International Postgraduate Research Scholarships, The Australian Government
- Adelaide University Scholarships, The University of Adelaide



# Publications

## Journal Articles

---

- AZGHADI-M. R., AL-SARAWI-S., IANNELLA-N., INDIVERI-G., ABBOTT-D. (2014b). Spike-based synaptic plasticity in silicon: Design, implementation, application, and challenges, *Proceedings of the IEEE*, **102**(5), pp. 717–737. \*
- AZGHADI-M. R., MORADI-S., FASTNACHT-D., OZDAS-M. S., INDIVERI-G. (2014c). Programmable spike-timing dependent plasticity learning circuits in neuromorphic VLSI architectures, *ACM Journal on Emerging Technologies in Computing Systems*, Submitted on 15 Dec. 2013. \*
- AZGHADI-M. R., AL-SARAWI-S., IANNELLA-N., AND ABBOTT-D. (2014a). Tunable low energy, compact and high performance neuromorphic circuit for spike-based synaptic plasticity, *PLoS ONE*, **9**(2), art. no. e88326. \*
- AZGHADI-M. R., AL-SARAWI-S., ABBOTT-D., AND IANNELLA-N. (2013a). A neuromorphic VLSI design for spike timing and rate based synaptic plasticity, *Neural Networks*, **45**, pp. 70–82. \*
- HASHEMI-S., AZGHADI-M. R., ZAKEROLHOSSEINI-A., AND NAVI-K. (2014). A novel FPGA programmable switch matrix interconnection element in quantum-dot cellular automata, *International Journal of Electronics*, DOI: 10.1080/00207217.2014.936526.
- AZGHADI-M. R., KAVEHEI-O., AND NAVI-K. (2007b). A novel design for quantum-dot cellular automata cells and full adders, *Journal of Applied Sciences*, **7**(22), pp. 3460–3468.
- NAVI-K., FOROUTAN-V., AZGHADI-M. R., MAEEN-M., EBRAHIMPOUR-M., KAVEH-M., AND KAVEHEI-O. (2009). A novel low-power full-adder cell with new technique in designing logical gates based on static CMOS inverter, *Microelectronics Journal*, **40**(10), pp. 1441–1448.

## Publications

---

NAVI-K., SAYEDSALEHI-S., FARAZKISH-R., AND AZGHADI-M. R. (2010b). Five-input majority gate, a new device for quantum-dot cellular automata, *Journal of Computational and Theoretical Nanoscience*, 7(8), pp. 1546–1553.

NAVI-K., FARAZKISH-R., SAYEDSALEHI-S., AND AZGHADI-M. R. (2010a). A new quantum-dot cellular automata full-adder, *Microelectronics Journal*, 41(12), pp. 820–826.

FARAZKISH-R., AZGHADI-M. R., NAVI-K., AND HAGHPARAST-M. (2008). New method for decreasing the number of quantum dot cells in QCA circuits, *World Applied Sciences Journal*, 4(6), pp. 793–802.

## Book Chapter

---

BONYADI-M., AZGHADI-M. R., AND SHAH-HOSSEINI-H. (2008). Population-based optimization algorithms for solving the travelling salesman problem, *Traveling Salesman Problem*, Federico Greco (Ed.), ISBN: 978-953-7619-10-7, InTech, DOI: 10.5772/5586, pp. 1–34.



---

## Conference Articles

---

- AZGHADI-M. R., KAVEHEI-O., AL-SARAWI-S., IANNELLA-N., ABBOTT-D. (2011c). Novel VLSI implementation for triplet-based spike-timing dependent plasticity, *Proceedings of the 7th International Conference on Intelligent Sensors, Sensor Networks and Information Processing*, Adelaide, Australia, pp. 158–162. \*
- AZGHADI-M. R., KAVEHEI-O., AL-SARAWI-S., IANNELLA-N., ABBOTT-D. (2011d). Triplet-based spike-timing dependent plasticity in silicon, *The 21st Annual Conference of the Japanese Neural Network Society*, Okinawa, Japan, art. no. P3–35. \*
- AZGHADI-M. R., AL-SARAWI-S., IANNELLA-N., AND ABBOTT-D. (2011b). Physical implementation of pair-based spike-timing-dependent plasticity, *2011 Australian Biomedical Engineering Conference*, Darwin, Australia, Vol. 34, art. no. 141. \*
- AZGHADI-M. R., AL-SARAWI-S., IANNELLA-N., AND ABBOTT-D. (2011a). Emergent BCM via neuromorphic VLSI synapses with STDP, *5th Australian Workshop on Computational Neuroscience*, Sydney, Australia, p. 31. \*
- AZGHADI-M. R., AL-SARAWI-S., IANNELLA-N., AND ABBOTT-D. (2012b). Efficient design of triplet based spike-timing dependent plasticity, *Proc. IEEE 2012 International Joint Conference on Neural Networks (IJCNN)*, Brisbane, Australia, DOI: 10.1109/IJCNN.2012.6252820. \*
- AZGHADI-M. R., AL-SARAWI-S., IANNELLA-N., AND ABBOTT-D. (2012a). Design and implementation of BCM rule based on spike-timing dependent plasticity, *Proc. IEEE 2012 International Joint Conference on Neural Networks (IJCNN)*, Brisbane, Australia, DOI: 10.1109/IJCNN.2012.6252778. \*
- AZGHADI-M. R., MORADI-S., AND INDIVERI-G. (2013b). Programmable neuromorphic circuits for spike-based neural dynamics, *11th IEEE International New Circuit and Systems (NEWCAS) Conference*, Paris, France, DOI: 10.1109/NEWCAS.2013.6573600. \*
- AZGHADI-M. R., AL-SARAWI-S., IANNELLA-N., AND ABBOTT-D. (2013c). A new compact analog VLSI model for spike timing dependent plasticity, *2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC)*, Istanbul, Turkey, pp. 7–12. \*

- AZGHADI-M. R., AL-SARAWI-S., ABBOTT-D., AND IANNELLA-N. (2013b). Pairing frequency experiments in visual cortex reproduced in a neuromorphic STDP circuit, *2013 20<sup>th</sup> IEEE International Conference on Electronics, Circuits, and Systems*, Abu-Dhabi, UAE, pp. 229–232. \*
- AZGHADI-M. R., BONYADI-M. R., AND SHAHHOSSEINI-H. (2007). Gender classification based on feedforward backpropagation neural network, *Artificial Intelligence and Innovations 2007: from Theory to Applications*, Springer US, Athens, Greece, pp. 299–304.
- AZGHADI-M. R., BONYADI-M. R., HASHEMI-S., AND MOGHADAM-M. E. (2008). A hybrid multiprocessor task scheduling method based on immune genetic algorithm, *Proceedings of the 5th International ICST Conference on Heterogeneous Networking for Quality, Reliability, Security and Robustness*, Hong Kong, pp. 561–564.
- KAVEHEI-O., AZGHADI-M. R., NAVI-K., AND MIRBAHA-A.-P. (2008). Design of robust and high-performance 1-bit CMOS full adder for nanometer design, *IEEE Computer Society Annual Symposium on VLSI, ISVLSI'08*, Paris, France, pp. 10–15.
- BONYADI-M. R., AZGHADI-M. R., AND HOSSEINI-H. S. (2007b). Solving traveling salesman problem using combinational evolutionary algorithm, *Artificial Intelligence and Innovations 2007: from Theory to Applications*, Springer US, Athens, Greece, pp. 37–44.
- BONYADI-M., AZGHADI-M. R., RAD-N., NAVI-K., AND AFJEI-E. (2007a). Logic optimization for majority gate-based nanoelectronic circuits based on genetic algorithm, *IEEE International Conference on Electrical Engineering*, Lahore, Pakistan, pp. 1–5.
- HASHEMI-S., AZGHADI-M. R., ZAKEROLHOSSEINI-A. (2008). A novel QCA multiplexer design, *IEEE International Symposium on Telecommunications*, Tehran, Iran, pp. 692–696.
- KAZEMI-FARD-N., EBRAHIMPOUR-M., AZGHADI-M. R., TEHRANI-M., AND NAVI-K. (2008). Performance evaluation of in-circuit testing on qca based circuits, *IEEE East-West Design & Test Symposium (EWDTS)*, Lviv, Ukraine, pp. 375–378.

ADINEH-VAND-A., LATIF-SHABGAHI-G., AND **AZGHADI-M. R.** (2008). Increasing testability in QCA circuits using a new test method, *IEEE International Design and Test Workshop*, Monastir, Tunisia, pp. 40–44.

ADINEH-VAND-A., PARANDIN-F., **AZGHADI-M. R.**, AND KHALILZADEH-A. (2009). Solving multi-processor task scheduling problem using a combinatorial evolutionary algorithm, *The 9th Workshop on Models and Algorithms for Planning and Scheduling Problems (MAPSP09)*, Kerkrade, the Netherlands, pp. 91–93.

**Note:** Articles with an asterisk (\*) are directly relevant to this thesis.



# List of Figures

1.1	Thesis outline . . . . .	14
<hr/>		
2.1	A spiking neuron and synapse construction . . . . .	22
2.2	Summary of the neuro-computational properties of biological spiking neurons produced by Izhikevich model . . . . .	23
2.3	Spike pairing protocol . . . . .	27
2.4	Frequency-dependent pairing protocol . . . . .	28
2.5	Triplet protocol . . . . .	28
2.6	Triplet protocol for extra triplet patterns . . . . .	29
2.7	Quadruplet protocol . . . . .	30
2.8	STDP learning window . . . . .	32
2.9	Quadruplet experiment in the hippocampus can be approximated using the first minimal TSTDTP model . . . . .	34
2.10	Triplet experiments in the hippocampus can be approximated using the first minimal TSTDTP model . . . . .	36
2.11	STDP learning window experiment in the hippocampus can be approximated using the first minimal TSTDTP model . . . . .	37
2.12	Pairing frequency experiments in the visual cortex can be approximated using the second minimal TSTDTP model . . . . .	38
2.13	The BCM learning rule can be mapped to the TSTDTP learning model . . . . .	40
<hr/>		
3.1	The IFMEM neuromorphic device chip micro-graph . . . . .	54
3.2	The IFMEM chip block diagram . . . . .	55
3.3	Schematic diagram of the programmable synapse circuit . . . . .	57
3.4	Experimental setup of the hardware-software neuromorphic system . . . . .	58
3.5	Printed circuit board of the experimental setup of the system . . . . .	59
3.6	Silicon neuron response properties . . . . .	61

## List of Figures

---

3.7	Input current versus frequency characteristics of silicon neurons . . . . .	62
3.8	Synapse-neuron output response properties for low input frequencies .	63
3.9	Synapse-neuron output response properties for high input frequencies .	65
3.10	Neuron input-output response properties for various synaptic weights .	66
<hr/>		
4.1	PSTDP learning window generated on the IFMEM neuromorphic device	72
4.2	Synaptic weights evolve to reach an equilibrium state, when modified by STDP learning rule . . . . .	75
4.3	The BCM rule is implemented through TSTDP rule on the IFMEM neuromorphic chip . . . . .	78
4.4	Distribution of the neuron output frequencies during different stages of learning . . . . .	81
4.5	The performance of the classifier implemented on the IFMEM chip . . .	83
<hr/>		
5.1	NMOS transistor in subthreshold . . . . .	89
5.2	Differential Pair (DP) and Operational Transconductance Amplifier (OTA)	92
5.3	Synaptic potential (decay) circuit . . . . .	93
5.4	Leaky integrator circuit for producing required decay dynamics with adjustable time constants . . . . .	94
5.5	Implementation of the SDSP learning rule . . . . .	96
5.6	Pair-based STDP circuit with synaptic potential blocks . . . . .	98
5.7	Pair-based STDP circuit with leaky integrator blocks . . . . .	99
5.8	Minimised pair-based STDP circuit . . . . .	100
<hr/>		
6.1	Indiveri's PSTDP circuit model . . . . .	135
6.2	Bofill and Murray's PSTDP circuit model . . . . .	136
6.3	Modified PSTDP circuit . . . . .	137
6.4	Proposed voltage-mode full TSTDP circuit . . . . .	140
6.5	Proposed current-mode full TSTDP circuit . . . . .	141

---

6.6	Indiveri's PSTDP circuit fails to reproduce the outcomes of frequency-dependent pairing experiments . . . . .	145
6.7	Indiveri's PSTDP circuit fails to reproduce the outcomes of triplet and quadruplet experiments . . . . .	147
6.8	Bofill and Murray's PSTDP circuit fails to reproduce the outcomes of frequency-dependent pairing experiments . . . . .	148
6.9	Bofill and Murray's PSTDP circuit fails to reproduce the outcomes of triplet, and quadruplet experiments . . . . .	149
6.10	Proposed voltage-mode TSTDTP circuit mimics the outcomes of frequency-dependent pairing experiments . . . . .	150
6.11	Proposed voltage-mode TSTDTP circuit mimics the outcomes of triplet, and quadruplet experiments . . . . .	151
6.12	Proposed current-mode TSTDTP circuit mimics the outcomes of frequency-dependent pairing experiments . . . . .	152
6.13	Proposed current-mode TSTDTP circuit mimics the outcomes of triplet, and quadruplet experiments . . . . .	154
<hr/>		
7.1	Proposed circuit for the full triplet-based STDP rule . . . . .	162
7.2	Proposed minimal triplet-based STDP circuit . . . . .	164
7.3	Exponential learning window produced by the proposed minimal TSTDTP circuit . . . . .	167
7.4	Weight changes produced by the proposed minimal TSTDTP circuit under a frequency-dependent pairing protocol . . . . .	168
7.5	Weight changes produced by the proposed minimal TSTDTP circuit under triplet protocol for two different spike triplet combinations . . . . .	169
7.6	Weight changes produced by the proposed minimal TSTDTP circuit under quadruplet protocol . . . . .	170
7.7	Synaptic weight changes in result of the extra triplet protocol and using the proposed minimal TSTDTP circuit . . . . .	173
7.8	The proposed TSTDTP circuit can generate BCM-like behaviour . . . . .	175
7.9	The proposed TSTDTP circuit can generate pre-synaptically driven BCM-like weight changes . . . . .	178

---

## List of Figures

---

7.10	STDP learning windows produced in 1000 MC runs using the optimised bias parameters for the hippocampal data set . . . . .	180
7.11	NMSEs obtained to reproduce the visual cortex data set in 1000 MC runs, using the optimised bias parameters for this data set . . . . .	181
7.12	NMSEs obtained to reproduce the hippocampal data set in 1000 MC runs, using the optimised bias parameters for this data set . . . . .	182
7.13	The MN256R1 multi-neuron chip under the microscope . . . . .	184
7.14	The layout of the TSTDP circuit implemented on the MN256R1 chip . . .	185
7.15	Measurement results of the fabricated TSTDP circuit . . . . .	186
<hr/>		
8.1	Proposed circuit for the full TSTDP rule . . . . .	195
8.2	First minimal TSTDP circuit . . . . .	200
8.3	Second minimal TSTDP circuit . . . . .	201
8.4	STDP timing window experiment in the hippocampal region can be approximated using the first minimal TSTDP circuit . . . . .	204
8.5	Quadruplet experiment in the hippocampal region can be approximated using the first minimal TSTDP circuit . . . . .	205
8.6	Triplet experiments in the hippocampal region can be approximated using the first minimal TSTDP circuit . . . . .	207
8.7	Extra triplet experiments using the suppression STDP model can be approximated using the first minimal TSTDP circuit . . . . .	208
8.8	Frequency-dependent pairing experiment in the visual cortex region can be approximated using the second minimal TSTDP circuit . . . . .	210
8.9	Post-synaptically driven BCM-like behaviour with sliding threshold feature can be approximated using the second minimal TSTDP circuit . . .	211
8.10	Pre-synaptically driven BCM-like behaviour with sliding threshold feature can be approximated using the second minimal TSTDP circuit . . .	212
8.11	Transistor mismatch effects on the first minimal design . . . . .	220
8.12	Transistor mismatch effects on the second minimal design . . . . .	221
<hr/>		
A.1	The proposed high-performance TSTDP circuit can generate BCM-like behaviour for various pre-synaptic spike rates . . . . .	241



A.2	Pre-synaptically driven BCM-like behaviour from Matlab simulations for the linear Poisson neuron model . . . . .	242
A.3	Pre-synaptically driven BCM-like behaviour from Matlab simulations for the Izhikevich's neuron model . . . . .	242



# List of Tables

1.1	Neuron and synapse quantity . . . . .	4
2.1	Optimised minimal TSTDP model parameters . . . . .	35
4.1	STDP parameters for producing STDP learning window on the IFMEM chip . . . . .	73
4.2	STDP parameters for producing competitive Hebbian learning behaviour on the IFMEM chip . . . . .	74
4.3	Optimised TSTDP model parameters for generating BCM-like behaviour on the IFMEM chip . . . . .	79
5.1	Synaptic plasticity circuit comparison . . . . .	121
6.1	Indiveri's PSTDP circuit bias voltages for mimicking two different data sets and their resulting NMSEs . . . . .	146
6.2	Bofill and Murray's PSTDP circuit bias currents for mimicking two different data sets and their resulting NMSEs . . . . .	146
6.3	Proposed voltage-mode TSTDP circuit bias voltages for mimicking two different data sets and their resulting NMSEs . . . . .	148
6.4	First TSTDP circuit bias currents and its resulting NMSE . . . . .	152
6.5	Second TSTDP circuit bias currents and its resulting NMSE . . . . .	153
7.1	Minimal TSTDP circuit bias currents and the resulted NMSEs for the two data sets . . . . .	171
7.2	Retuned TSTDP circuit bias currents and the resulted NMSEs in the presence of the worst case variation in 1000 MC runs . . . . .	183
8.1	Optimised biases for the minimal TSTDP circuits and two data sets . . .	206
8.2	Comparison of various synaptic plasticity VLSI circuits . . . . .	214
8.3	Area and power comparison for various synaptic plasticity circuits . . .	216